Computer Science, asked by mdmostafizurrahmanfo, 6 months ago

A set- associative cache has a block size of four 16-bit words and a set size of 2. The cache can accommodate a total of 4096 words. The main memory size that is cacheable is 64K * 32 bits. Design the cache structure and show how the processor’s addresses are interpreted

Answers

Answered by tarun679
1

Answer:

question is wrong.........!!!!

Similar questions