Question

AziTech is one of the leading Manufacturers of modern computing systems and
equipment designed for smart homes in IoT based environment. In their recent design of
SmartController for state of the art smart homes, they are considering a novel CPU with
4-bit data bus, memory module and I/O interface . The novel CPU is required to have all
the functional units of a conventional microprocessor. However, the design of the
Arithmetic Unit of the ALU requires a special 4-bit computation unit called AUDiff, which
would be used to practically process all Subtraction operation using simple addition [ E.g
2-1 -> 2 + (-1)].
The Logic Unit of the ALU is required to operate using 2-bit data bus which evaluates
logical less than, greater than and equality operations on data received from the memory.
A high speed memory data bus is required for data transmission between the memory
and CPU & I/O. The memory bus is required to transmit data, addresses and control
signal between the CPU, memory and I/O with relatively low frequency with close
proximity. The memory is required to operate synchronously with the CPU clock cycle.
Since the SmartController would be used in smart homes to connect and control several
devices through some network, a high data processing from the various devices with
some sort of memory errors are anticipated.
Due the speed of the CPU, a relatively high speed memory with low cost design , capable
of handling errors is expected with optimal data transfer rate.
i) You are required to design a logical circuit that would accomplish the task
of AUDiff. Indicate all components of logic circuit design necessary for this
implementation. Show appropriate truth tables, logic equations and circuit
diagrams. [20 Marks]
ii) Design a logic circuit that would implement the task of the logical unit of
the ALU. Show all appropriate truth tables , logic equations and circuit
diagrams. [15 Marks]
iii) Justify and describe the mode of data transmission required to achieve high
speed data transfer between the memory and the CPU. [4 Marks]
iv) Justify and describe the kind of memory required to provide such an
optimal performance in the SmartController.

Answer 1

$<marquee behaviour="slide" direction="up" style="background : yellow">$

➢Addressing Modes in 8085. These are the instructions used to transfer the data from one register to another register, from the memory to ...

Answer 2

Answer:

Explanation:

(i) Various cycles operated in the environment are

nitrogen cycle, oxygen cycle, carbon cycle, water

cycle, etc.

(ii) Environmental balance is maintained through

continuous operation of various cycles.