Question

Can you deploy decremented logic over a hardware for binary adder? If yes, prove by providing an instance for 3 bit registers. Also take an example to support your said structure's working. Can you realize the same hardware for increment with any changes done in given inputs? If so, then support your answer with an example

Answer 1

Answer:

changes" (and any subsequent words) was ignored because we limit queries to 32 words.