Consider a bus topology in which two processors communicate through a buffer in shared memory. when one processor wishes to communicate with the other processor it puts the information in the memory buffer and set a flag. periodically, the other processor checks the flags to determine if it has information to receive. what can be done to ensure proper synchronization and to minimize the time between sending and receiving the information?
Answers
Answered by
0
Answer:
Sorry l don't know the answer
Similar questions