Question

Design a bus using multiplexer and de-multiplexer where sending processor registers are of four bits and receiving memory unit is having two rows of four bits to store incoming data.​

Answer 1

then the logical processor will use rendering