Question

design a common bus system for a memory unit & ten registers.

Answer 1

You have to design a common bus system for a memory unit &ten registers. The memory unit and all the registers will have data input and output linesconnected to the bus. The memory unit will have read and writeinputs. The registers will have load inputs