Question

Disadvantages of R-S flip-flop

Answer 1

Explanation:

The obvious advantage of this clocked SR flip-flop is that the inputs R and S are considered only when the clock pulse is high. As before the condition R = S = 1 is indeterminate and should be avoided.