Discuss the interrupt structure of 8085 for 5marks
Answers
Answered by
2
These interrupts are either edge-triggered or level-triggered, so they can be disabled. INTR, RST 7.5, RST 6.5, RST 5.5 are maskable interrupts in 8085 microprocessor. ... TRAP is a non-maskable interrupt. It consists of both level as well as edge triggering and is used in critical power failure conditions.
Similar questions
English,
7 months ago
Social Sciences,
7 months ago
Math,
1 year ago
English,
1 year ago
Math,
1 year ago