For 2 input nor logic,the transition probability for zero to one transition assuming equal probability of zero and 1 is given as
Answers
Answered by
1
For 2 input nor logic,the transition probability for zero to one transition assuming equal probability of zero and 1 is given as
A B A Nor B
0 0 1
0 1 0
1 0 0
1 1 0
There are three cases where out put is Zero
So probability of transition from Zero out put to one output
= 1/3
royalkiran406:
9. For a pseudo NMOS logic working such that pull up PMOS is connected supply voltage of VDD and the pull down network is connected to ground. In such a scenario, the value of the nominal pull down voltage is
1. For a ratioed logic, the pull up device is
2. In a DCVSL style of sequential design, two pull-down networks should be
3. For a pass transistor logic (PTL), the primary input are applied to
4. Pass Transistor Logic is characterized by signal degradation. One of the methods for signal restoration is
5. In a level restoration circuit, with increasing width of the restoring transistor, for the input going from low to high, the output voltage
6. point Transmission Gate is a good transmitter of
7. For an n-input dynamic logic the number of gates for full functionality is given as
8. The static power dissipation of an ideal N-gate dynamic logic is
pls find answers and send me sir
Answered by
5
Answer : 1/3
SOLUTION :
________________
As we know that : for 2 input nor logic the table will be as given in the following figure :
As we can see that there are three cases where out put is 0
Then, total number of possible outcomes = 3
Also we can see that the cases of transition from 0 out put to one is 1
Then, Total number of favourable outcomes = 1
As we know that :
So probability of transition from Zero out put to one output :
Attachments:
Similar questions