Question

Given a square matrix A of NxN integers, where N = 32 and the integers occupy 4 bytes. The first index represents rows, the second columns, and both are numbered 0 through N-1. The matrix is stored in memory following a row-major order, that is, the element A [i] [j] is in the memory location: address_base_of_A + i * N + j.
a. Assuming the base address of matrix A is 0410 (Hex), what is the base address of the second row? What is the address of the A [N-1] [N-1] component of the matrix?
Assuming you have 16-bit physical memory addresses and 512-byte physical cache for data, implemented with direct mapping and 32-byte lines.
b. Indicate how the physical address is divided to access the cache and how many bits each part has.
c. Indicate how many blocks the matrix is divided into, what is the base address of each block (at least for the first 4 rows) and what is the cache index associated with each one.

Answer 1

Answer:

just jujur kritiek tristique

Explanation:

kgdlciyder5uri3KeifuldfykfKdi5du5wky