Question

How are propagation delay modeling in verilog hdl explain?

Answer 1

The gate delay declaration specifies a time needed to propagate a signal change from the input of a gate input to its output.
Transport delay models propagate all signals to an output after any input signals change. Scheduled output value changes are queued for transport delay models.