Multiplexing and demultiplexing in microprocessor 8085
Answers
Answered by
11
The data bus and the low order address bus on the 8085 microprocessor are multiplexed with each other. This allows 8 pins to be used where 16 would normally be required. The hardware interface is required to demultiplex the bus by latching the low order address in the first T cycle, on the falling edge of ALE.
Similar questions