Question

Question #341 marksA superscalar architecture which largely encompasses instruction level parallelism (ILP) isΟ ΑSingle instruction Multiple data stream(SIMD)O BEPIC(Explicitly parallel instruction computing)осScalar ArchitectureODUniform Memory access (UMA) Model​

Answer 1

Answer:

tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap natapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa tap tapa use was give me a call from the class tape tape ta

Answer 2

Answer:

The correct option is c) Scalar Architecture.

Explanation:

• A more aggressive strategy is to give the CPU several processing units so that it can process multiple instructions simultaneously at each stage of processing. With this configuration, numerous instructions can begin executing inside a single clock cycle, which is known as multiple issues. These processors have the capacity to execute more than one instruction every cycle. These devices are called "Superscalar Processors."
• Through careful selection and arrangement of instructions, the compiler can steer clear of many risks.
• The compiler should make an effort to interleave integer and floating-point instructions. As a result, the dispatch unit would be able to keep the floating-point and integer units occupied the majority of the time.

#SPJ3