The register that stores the bits required to mask the interrupt inputs is
Answers
Answered by
0
Answer: Interrupt Mask register
Explanation: Interrupt Mask Register operates on IRR(Interrupt Request Register) at the direction of the Priority Resolver.
Similar questions