Question

What is meant by functional verification in asic design?

Answer 1

Answer:

Functional Verification. GLOSSARY : Functional Verification. Functional Verification is defined as the process of verifying that an RTL (Synthesizable Verilog, VHDL, SystemVerilog) design meets its specification from a functional perspective. RTL Verification is usually divided into two discreet areas.