Question

Advantages of clocked sr flip flop over rs flip flop

Answer 1

This complement avoids the ambiguity inherent in the SR latch when both inputs are LOW, since that state is no longer possible. Thus this single input is called the “DATA” input. ... The “D flip flop” will store and output whatever logic level is applied to its data terminal so long as the clock input is HIGH.