Question

explain 1's catching in master slave flip flop briefly​

Answer 1

hey there this is your answer...!!!

The R-S master slave flip-flops have the problem of 1's catching. This is the problem which occurs when the input 'S' of the R-S master slave flip-flop is unnecessarily goes to 1 for a very short period of time during the assertion of the clock. This sets the output to be 'set' even though the input S goes to zero.

hope this helps you...!!!

Answer 2

• Hope it helps you.....
• Please mark it as a brainlist answer......
• Also thanks the answer.....