Question

Explain ‘for’ loop in verilog with suitable example.

Answer 1

Looping statements appear inside procedural blocks only; Verilog has four looping ... Example - Free running clock generator. space.gif.

Answer 2

$\huge\bold{Answer}$

$<b>$

________________

LOOPING STATEMENT APPEAR INSIDE PROCEDURAL BLOCKS ONLY . VERILOG HAS FOUR LOOPING .

EXAMPLE - FREE RUNNING CLOCK GENERATOR.