Computer Science, asked by sasukeucchiha, 11 months ago

The circuit below shows an up/down counter working with a decoder and a flipflop.
Preset and Clear of the flip-flop are asynchronous active-low inputs.



Assuming that the initial value of counter output (Q2Q1Q0) as zero, the counter
output in decimal for 12 clock cycles are

Attachments:

Answers

Answered by ah0726978
6

Answer:

for answer make me brinlist and also give me 5 star and also give me a call when you get a chance

Similar questions