Question

The if, id and wb stages take one clock cycle each to complete the operation. The number of clock cycles for the ex stage depends on the instruction. The add and sub instructions need 1 clock cycle and the mul instruction need 3 clock cycles in the ex stage. Operand forwarding is used in the pipelined processor. What is the number of clock

Answer 1

Bridge idhehathinte dyfi disbelievers believe Hebrides vruththaanthapusthakaththil hehehe hehehe hrudhayaththe hrudhayaththe vrithikedu venture.

Bro.