Why does RISC consume less power than CISC architecture?
Answers
Answered by
0
Answer:
In very small devices, RISC is more power efficient because the extra instruction decode logic in a CISC processor has a cost. But this is true only at the very low end. ... The newer x86 chips have taken steps to power down sections that are not being used, so power efficiency has gotten better....
Similar questions