Question

Why read delay of sram cell reduces with supply voltage?

Answer 1

Though SNM decreases at low VDD the overall delay of the SRAM increases and also data destruction takes place with low VDD readoperation in SRAM cells [12]. But in the proposed SRAM cell, reading from thecell has no effect on the static noise margin because the data retention and the data output blocks are isolated.