IS the implementation of pipelining using CIS
architecture is possible? Identify the merits ar
demerits faced during such implementation.
Write the performance equation for processo
Answers
Answered by
0
With pipelining, the computer architecture allows the next instructions to be fetched while the processor is performing arithmetic operations, holding them in a buffer close to the processor until each instruction operation can be performed. The staging of instruction fetching is continuous.
Similar questions